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ABSTRACT 
Networks-on-Chip (NoCs) have emerged as the key on-chip communication architecture 
for multiprocessor systems-on-chip and chip multiprocessors. Single-hop non-blocking networks 
have the advantage of providing uniform latency and throughput, which is important for cache-
coherent NoC systems. Existing work shows that Benes networks have much lower transistor 
count and smaller circuit area but longer delay than crossbars. To reduce the delay, we propose 
to design the Clos network built with larger size switches.  Using less than half number of stages 
than the Benes network, the Clos network with 4x4 switches can significantly reduce the delay. 
This dissertation focuses on designing high performance Benes/Clos on-chip interconnection 
networks and implementing the switch setting circuits for these networks. The major 
contributions are summarized below: 
 The circuit designs of both Benes and Clos networks in different sizes are conducted 
considering two types of implementation of the configurable switch: with NMOS 
transistors only and full transmission gates (TGs). The layout and simulation results 
under 45nm technology show that TG-based Benes networks have much better delay and 
power performance than their NMOS-based counterparts, though more transistor 
resources are needed in TG-based designs. Clos networks achieve average 60% lower 
delay than Benes networks with even smaller area and power consumption. 
 The Lee’s switch setting algorithm is fully implemented in RTL and synthesized. We 
have refined the algorithm in data structure and initialization/updating of relation values 
to make it suitable for hardware implementation. The simulation and synthesis results of 
the switching setting circuits for 4x4 to 64x64 Benes networks under 65nm technology 
confirm that the trend of delay and area results of the circuit is consistent with that of the 
iv 
 
Lee’s algorithm. To the best of our knowledge, this is the first complete hardware 
implementation of the parallel switch setting algorithm which can handle all types of 
permutations including partial ones. 
The results in this dissertation confirm that the Benes/Clos networks are promising 
solution to implement on-chip interconnection network. 
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CHAPTER 1 INTRODUCTION 
1.1 Background 
Networks-on-Chip (NoCs) have emerged as the key on-chip communication architecture 
for multiprocessor systems-on-chip and chip multiprocessors [1]. Achieving scaling performance 
for future many-core systems will require high-performance, yet energy-efficient on-chip 
interconnection networks [2]. Existing NoC topologies can be classified into two categories: (1) 
Multi-hop interconnection networks, like mesh [3], torus, concentrated mesh [4], etc., and (2) 
Single-hop non-blocking indirect networks, like crossbar , Benes, Clos, etc. 
NoC systems, such as the Tilera Tile64 0, utilize a distributed mesh-based network to 
avoid the scaling issues of long wires. However, this improved scalability comes at the expense 
of nonuniform cache access (NUCA) latencies [15] and high variability in memory access 
latencies [6], as well as increased design complexity to guarantee correctness and fairness. The 
study in [14] shows that mesh network’s accepted throughput at any given node is highly 
dependent on the location of the destination node, as shown in Figure 1. A number of solutions 
have been developed to solve the problem but at the cost of more complexity routing algorithms 
and adoption of additional buffers at each router. These buffers consume significant power and 
area. According to Intel’s projections, the interconnection network itself consumes more than 30% 
of total chip power [16][30].  
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Figure 1 Traffic analysis of mesh- and crossbar-based NoC [14] 
Contrastingly, single-hop non-blocking networks eliminate the need of intermediate 
buffers, and thus can provide uniform latency and throughput, which are very important for 
cache-coherent many-core systems [14]. Additionally, due to their high bisection bandwidth, 
non-blocking networks can potentially provide lower complexity solutions with quality-of-
service guarantees than multi-hop networks [16][26]. The crossbar-based swizzle-switch network 
(SSN) achieves significant performance improvement in throughput (21%), cache miss latency 
(3.0x), and energy savings (25%) than the mesh-based network [14]. 
Our study is focused on high performance circuit designs of on-chip non-blocking 
networks, including single-stage networks (i.e., crossbar) and multi-stage networks (Benes and 
Clos networks). The scalability of crossbar designs is limited by the quadratically increased 
circuit complexity. Both Benes and Clos networks are rearrangeably non-blocking multi-stage 
interconnection networks. Benes network is a special case of Clos network which has ܰ ൌ 2௡ 
inputs and outputs. The Benes network is constructed with 2 ൈ 2 switching nodes recursively. 
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Due to their non-blocking property and relative smaller number of crosspoints, Benes/Clos 
networks have received much attention in both academia and industry. Benes/Clos networks have 
been used in many areas, such as interconnection network in parallel computers, multiprocessors 
system [31], and networks-on-chip [32][33][34][45][46]. 
1.2 Circuit Design of Benes/Clos Networks 
Compared with direct networks [35][36], Benes/Clos networks can provide uniform 
latency and throughput, which are very important for cache-coherent many-core systems [37].  
As an alternative to crossbars, Benes networks have much lower transistor count and 
smaller circuit area but longer delay than crossbars [17]. In [20], 3D folded designs of Benes 
networks and Clos networks built with 2x2 switches are presented. But there is no exploration of 
Clos networks with larger size switches. In addition, the aforementioned designs are conducted 
under 130nm or older technology. There is a need to evaluate these network designs under current 
newer technology.  
To reduce the delay, we propose to design the Clos network built with larger size 
switches. Using less than half number of stages than the Benes network, the Clos network with 
4x4 switches can significantly reduce the delay. The circuit designs of both Benes and Clos 
networks in different sizes are conducted considering two types of implementation of the 
configurable switch: with NMOS transistors only and full transmission gates (TGs). The layout 
and simulation results under 45nm technology show that Clos networks achieve average 
significant lower delay than Benes networks with even smaller area and power consumption. 
1.3 Switch Setting Algorithms 
In packet switching systems, the switch fabric must be able to provide internally conflict-
free paths for the requesting packets in each time slot [38]. This is implemented by setting the 
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states of all switches in the network. It is clear that the routing assignment (i.e., switch setting) 
scheme in Benes/Clos networks has a strong impact to the efficiency of the Bene/Clos networks. 
A number of switch setting algorithms have been developed in the past few decades, 
including sequential algorithms and parallel algorithms. Sequential algorithms such as looping 
algorithms [39] are designed for circuit switching systems where the switching configuration can 
be rearranged at relatively low speed. In [39], a switch setting algorithm with a time complexity 
of ܱሺ݈ܰ݋݃ܰሻ is proposed based on Waksman’s proof. As a matter of fact, using sequential 
algorithm, the N×N Benes network cannot be set up in less than ܱሺ݈ܰ݋݃ܰሻ time complexity, 
because there are ܱሺ݈ܰ݋݃ܰሻ switches. The set-up time is much longer than the latency in Benes 
networks, which is ܱሺ݈݋݃ܰሻ for N×N network. In order to obtain a switch setting algorithm that 
has complexity comparable to the network latency, parallel algorithms are needed.  
 
1.4 Contributions 
This dissertation is focused on designing high performance Benes/Clos networks and 
implementing the switch setting circuits for these networks. Specifically, the circuit designs of 
Benes/Clos networks are completed with two types of implementation of the configurable 
switch: NMOS transistors only and full transmission gates (TGs). NMOS transistors only and 
full transmission gates (TGs). The best parallel switch setting algorithm, Lee’s algorithm, is 
implemented in hardware. The switch setting circuit can be integrated with Benes network circuit 
to be used in high-performance network-on-chip systems.  
The following contributions are made in this dissertation: 
1. Transmission gates are used to design Benes/Clos networks. The layout and simulation 
results under 45nm technology show that the TG-based Benes networks have much better 
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timing and power performance than their NMOS-based counterparts, though more transistor 
resources are needed in TG-based designs. 
2. Simulation results confirm that Benes/Clos networks are promising alternatives to crossbars. 
Clos networks achieve average 60% lower delay than Benes networks with even smaller area 
and power consumption. 
3. The Lee’s switch setting algorithm is fully implemented in RTL and synthesized. We have 
refined the algorithm in data structure and initialization/updating of relation values to make it 
suitable for hardware implementation.  
4. The simulation and synthesis results of the switching setting circuits for 4x4 to 64x64 Benes 
networks under 65nm technology confirm that the trend of timing and area results of the 
circuit is consistent with that of the Lee’s algorithm. To the best of our knowledge, this is the 
first complete hardware implementation of the parallel switch setting algorithm which can 
handle all types of permutations including partial ones. 
 
 
1.5 Organization 
This dissertation is organized as follows. Chapter 2 summarizes the related work done for 
single-hop networks including Crossbar, Bene/Clos networks. Also, existing parallel switch 
setting algorithms are reviewed. 
Chapter 3 is focused on the circuit design of Benes/Clos networks with two types of 
implementation of the configurable switch: NMOS transistors only and full transmission gates 
(TGs). The layout and simulation results of the network circuits under 45nm technology are 
presented and analyzed.  
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In Chapter 4, the RTL implementation of Lee’s parallel switch setting algorithm is 
described. The simulation and synthesis results of the switching setting circuits under 65nm 
technology are presented.  
Chapter 5 concludes the dissertation and suggests the future work. 
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CHAPTER 2 RELATED WORK 
In this chapter, the existing research on NoC will be reviewed, including the following 
topics: circuit design of single-hop networks and parallel switch setting algorithms. 
2.1 Circuit Design of Single-Hop Networks 
2.1.1 Crossbar 
To provide better bandwidth, Crossbars are used to replace bus-based interconnect fabrics 
in early multi-core systems, like in the Niagrara2 [7] and IBM BlueGene [13]. Crossbar-based 
architectures not only can provide the uniform memory access latency that is unachievable in 
multi-stage NoC systems, but also can potentially provide higher bisection bandwidth and lower 
complexity solutions for quality-of-service guarantees than NoC designs. Despite these 
advantages, large crossbars are generally considered infeasible because the area and power of 
traditional matrix-style crossbars grow quadratically with crossbar radix [8]. Therefore, it is 
commonly believed that they become overly expensive for radixes above 32 or 64 [9]. In some 
work, the crosspoint queueing (CQ) was adopted to replace the traditional input queueing (IQ) to 
simplify complexity and improve the performance of crossbar scheduling [10].  However, 
crosspoint queueing was found expensive due to the high partitioning of the switch memory; 
since there is one memory per crosspoint, the total number of memories grows as ܱሺܰଶሻ, which 
is costly for flow and congestion control algorithms [11][12]. Furthermore, the work in [20] 
proposed the hierarchically-queued crossbar (HQ) as an organization that lowers memory 
partitioning. In this organization, an ܰ ൈ ܰ  crossbar is partitioned in ሺܰ/݇ሻଶ	݇ ൈ ݇  sub-
crossbars and memories are placed only at the inputs and outputs of the sub-crossbars. Hence, 
the total number of memories is reduced from ܱሺܰଶሻ  to ܱሺܰଶ/݇ሻ . Unfortunately, this 
organization has a major disadvantage: although partitioning is lowered, it remains unacceptably 
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high, especially when ܰ is large. The reason is that each sub-crossbar has to be relatively small 
in order to be efficiently scheduled, which, in turn, implies a small ݇ and a quick growth rate of 
total number of memories.  
Existing crossbar circuits mainly adopt MUX-based designs and matrix-based designs 
[17]. For MUX-based crossbar designs, the latency experienced by a signal depends on crossbar 
size. For data paths constructed using 2-to-1 multiplexers, doubling the number of inputs results 
in an additional multiplexer on each line [17]. Pipelined crossbars are proposed to speed up 
MUX-based designs. Both IBM C64 [18] crossbar and 128x128 crossbar [22] are pipelined 
MUX-based designs. The IBM Cyclops64 is a 96x96 96-bit-wide crossbar implemented in a 
90nm technology, running at 533MHz, and occupying 27mmଶ , including the circuits for 
queueing, arbitration, and flow control [18]. In [22], a 128x128 32-bit-wide crossbar switch is 
implemented in 90nm CMOS standard-cell ASIC technology. The crossbar operates at 750MHz 
and provides a port capacity above 20Gb/s, while fitting in a silicon area as small as 6.6mmଶ by 
filling it at 90% level (control not included). Though the throughput is dramatically improved 
with pipelined crossbar designs, the port-to-port latency is kept undesirable.   
The complex wire interleaving in traditional MUX-based crossbars causes the layout 
challenge at high bus widths [14]. Most recent crossbars use matrix-style structures. The results 
in [17] show that for the same size crossbar, compared with the MUX-based design, the matrix-
based design reduces the transistor count by 90% and latency up to 50%. Conventional matrix-
based crossbars consist of the switching fabric and a separate arbiter that configures the crossbar. 
This decoupled approach imposes the routing challenge and complexity in arbiter design when 
the radix of the crossbar increases. Passa’s work proposed a novel microarchitecture that inverts 
the locality of wires by orthogonally interleaving the input with the output arbiters, thus reducing 
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the routing area from  OሺNସሻ to OሺNଶlogଶNሻ. However, the prohibitive overhead of the arbiter 
(consuming 60% of total crossbar area) still limits the design to scale when implementing high-
radix crossbar. 
2.1.2 Benes/Clos Networks 
Though matrix-based crossbars overbeat MUX-based designs in both area and delay [17], 
their scalability is still limited by the quadratically increased circuit complexity. As an alternative 
to crossbars, Benes networks have much lower transistor count and smaller circuit area but 
longer delay than crossbars [17]. The circuit design of 2D Benes network shows that the Benes 
network significantly reduces the transistor count and power consumption compared with the 
same size matrix-based crossbar design. While the latency result of the Benes network is worse 
than that of the matrix-based crossbar counterpart [17]. In [20], 3D folded designs of Benes 
networks and Clos networks built with 2x2 switches are presented. The numerical analysis shows 
that 3D folded design can help improving the latency result. But this work only provides the 3D 
folded design in theoretical aspect, there is no actual layout. As a matter of fact, the TSVs cannot 
satisfy the density requirement of high-radix crossbar connection because each TSV needs a 
large pad area to guarantee the quality. Besides, in this work there is no exploration of Clos 
networks with larger size switches. 
Clos networks have been adopted to interconnect multi/many cores [16][19] in 2D and 
3D structures. However, to the best of our knowledge, there is no work on using the Clos 
network as a replacement of crossbars.   
In the literature, the studies on circuit design of crossbar and Benes/Clos networks are 
limited. Due to the lack of appropriate wire models, it’s very inaccurate to conduct circuit level 
simulation for designs, which completely neglects any effect physical routing might have on 
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circuit performance. The transistor level simulation might yield important information about the 
behavior of the actual physical circuits. However, there seems to be few studies based on 
transistor level simulation of these network circuits although delay boundaries in terms of 
number of switches and path length have been established.  
In [17], the transistor level circuit designs of matrix/MUX-based crossbars and Benes 
network are accomplished. But from the layout view presented by the author, the following 
problems are observed: 1) the transistor level layout design is not optimized enough; 2) the 
maximum size of the design is limited to 16x16, which cannot provide enough results to justify 
the trend for larger size crossbars. In addition, their aforementioned designs are conducted under 
130nm or older technology. There is a need to conduct transistor level circuit designs of these 
networks under current newer technology. 
2.2 Parallel Switch Setting Algorithms 
In [42], Nassimi and Sahni developed a parallel switch setting algorithm which runs 
significantly faster than the sequential algorithm based on Waksman’s proof [41]. The 
complexity of this algorithm depends on the parallel computer model and the number of 
processing elements available. Four SIMD models with different topologies are studied as 
follows: 
1. Completely Interconnected Computer (CIC): In a CIC model, every pair of processing 
elements is connected directly. The time complexity is ܱሺ݈݋݃ଶܰሻ. 
2. Mesh-Connected Computer (MCC): In this model, the processing elements are logically 
arranged as in a k-dimensional array. The time complexity is ܱሺ√ܰ	݈݋݃ଶܰሻ. 
3. Cube Connected Computers (CCC): In this model, all processing elements are connected 
like a cube. The time complexity is ܱሺ݈݋݃ସܰሻ. 
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4. Perfect Shuffle Computer (PSC): This model employs the shuffle connection of Stone’s 
work [47]. The time complexity is ܱሺ݈݋݃ସܰሻ. 
We can see that the time complexity of topologies other than CIC is fairly high. However, 
CIC is simply too complex to be realized. In addition, this parallel algorithm [42] cannot handle 
the partial permutations. Implementing the algorithm in SIMD systems is not efficient enough 
comparing to its complexity. The authors also proposed a self-routing algorithm for Benes 
network [42] to route through the network using destination tags. However, this algorithm cannot 
route all permutations [50]. In [48], a fast parallel algorithm is proposed with pipelining which 
achieves UሺlogNሻ speedup than Nassimi and Sahni's algorithm for unicast assignments on both 
CIC and extended shuffle-exchange network. Lu and Zheng propose a fast parallel algorithm 
which can route K connections in OሺlogNlogKሻ for rearrangeable non-blocking networks based 
on edge-colorings of bipartite graphs [49]. A list of parallel routing algorithms is surveyed in 
[50]. 
In [44][49], Lee and Liew present a parallel routing algorithm for Benes Networks. It has 
time complexity OሺlogଶNሻ	 which is same as CIC but using only N/2 processing elements [42]. 
This algorithm was developed based on the previous work in [41] and [42], but can handle the 
partial permutation problem. In addition, the algorithm can be extended and applied to Clos 
networks with two’s power number of central modules. In the literature, there is nearly no 
hardware implementation of this parallel algorithm. In [39], a simple hardware design based on 
Lee’s algorithm for 16 ൈ 16 Benes network in FPGA is presented. However, no detailed design 
and simulation results are shown in that paper. Another problem about [39] is that, the work is 
only limited to the switch setting unit for the first stage of 16 ൈ 16 Benes network. Without the 
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design of the switch setting circuit for different size networks, there is no way to tell the trend of 
how the hardware cost would increase correspondingly when the network size grows. 
In this dissertation, we will focus on designing high performance Benes/Clos on-chip 
interconnection networks and implementing the switch setting circuits for these networks. 
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CHAPTER 3 CIRCUIT DESIGN OF BENES AND CLOS NETWORKS  
3.1 Non-Blocking Networks 
The major performance metrics of the circuit designs of non-blocking networks include 
delay, area, and power consumption. The number of stages of a network is the key factor 
determining the delay of the network. Generally, for networks built with the same type of logic 
units, more stages means longer delay. The determining factor of area and power consumption is 
the transistor count. In this section, we describe the properties of three types of non-blocking 
networks that are the determining factors of their performance. 
3.1.1 Crossbar 
The crossbar is a strictly non-blocking network, i.e., any permutation of inputs and 
outputs can be realized without confliction. As shown in Figure 2, each input port is connected to 
each output port through a dedicated logic unit, which is composed of one configurable switch, 
the basic component used in our circuit design. The number of logic units needed for an NxN 
crossbar is Nଶ.  
The number of stages traversed from one input output to one output port is only one. 
However, the circuit complexity of crossbars increases quadratically with the crossbar’s size. 
The resulted high power consumption and die area limits the use of crossbars for large-scale 
NoCs. 
14 
 
 
Figure 2 8x8 Crossbar 
3.1.2 Benes Network 
An NxN Benes network basically is built with two symmetrical NxN butterfly networks. 
Larger size Benes networks can be built with smaller Benes Networks recursively. The basic 
logic unit is a 2x2 crossbar switch. As shown in Figure 3.  
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Figure 3 Benes network  
Base on this recursive nature, the number of logic units used in NxN Benes network can 
be derived as:     
൜݂ሺܰሻ ൌ ܰ ൅ 2݂ሺܰ/2ሻ;	݂ሺ2ሻ 	ൌ 1;																								 ൌ൐	
݂ሺܰሻ ൌ ݈ܰ݋݃ଶே െ ܰ2 																																																															ሺ1ሻ 
Equation(1) shows the amount of logic units used in a Benes network is significantly 
reduced compared to the amount of logic units used in the same size crossbar. 
In Benes networks, the number of stages traversed from an input port to an output port 
increases as the network size increases. The relation between the number of stages of a Benes 
network and the network size is derived below. 
16 
 
sሺNሻ ൌ 2logଶ୒ െ 1																																																																ሺ2ሻ 
Though Oሺlogଶ୒ሻ is a slow increasing function of N, it is desirable to reduce the number 
of stages. 
3.1.3 Clos Network 
To reduce the number of stages for the same size Benes network, we consider Clos 
networks [22]. A Clos network is composed of three stages of crossbar switches: the input stage, 
middle stage and the output stage. Each stage is made of a number of same size crossbar 
switches. A Clos network is defined with a triplet (m, n, r), where m represents the number of 
switches at the middle stage, n represents the number of input (resp. output) ports of each switch 
at the input (resp. output) stage, and r is the number of switches at input/output stages. Each 
input stage crossbar switch has m outputs, each connecting to one of the middle stage switches.  
Based on the definition of the Clos network, Figure 4 shows the semi-recursive Clos 
networks built with 4x4 and 2x2 crossbar switches. Figure 5 (a) and (b) show the structures of 
the two size switches made by crossbar. The number of logic units (i.e., 2x2/4x4 switches) used 
in such Clos network is derived as: 
ቐ݂ሺܰሻ ൌ
ܰ
2 ൅ 4݂ ൬
ܰ
4൰ ;	
݂ሺ2ሻ 	ൌ 1, ݂ሺ4ሻ ൌ 1;	
ൌ൐ 
݂ሺܰሻ ൌ ൞
ܰ
2 ሺ݈݋݃ସ
ேሻ െ ܰ4 ; 		ܰ ൌ 4
௞, ݇	߳	ܫ, ݇ ൒ 1
ܰ
2 ሺ݈݋݃ସ
ଶேሻ	; 																				ܱݐ݄݁ݎݓ݅ݏ݁					
																									ሺ3ሻ 
Equation (3) shows the number of logic units needed for Clos networks is much smaller 
than the number of logic units needed by Benes networks. Notice that in (3), when logସ୒ is not 
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integer, like N ൌ 8, 32	128,…	, the most middle stage is composed of 2x2 switches. Fig. 4(b) and 
(d) show this type of Clos network. 
The relation between the number of stages of a Clos network and the network size is 
shown in Equation (4). 
ܵሺܰሻ ൌ ቊ2ሺ݈݋݃ସ
ேሻ െ 1; 				ܰ ൌ 4௞, ݇	߳	ܫ, ݇ ൒ 1								
2ሺ݈݋݃ସଶேሻ െ 1	; 										ܱݐ݄݁ݎݓ݅ݏ݁															 																				ሺ4ሻ 
As we can see from Equation (4), for the m ൌ 4, the number of stages increase 2 every 
time when the radix of Clos network break through the line of  4୧, and i is an integer. For the 
example shown in Figure 4, for (a) and (b) with radix 8x8 and 16x16 respectively, then they have 
3 stages for going through the whole Clos network. Once the radix break s through 16 which is 
4ଶ, as shown in (c), then the Clos has 5 stages. 
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Figure 4 Clos Network 
3.1.4 Comparison of Clos and Networks 
Comparing Eqns. (1) and (3), the number of logic units of Clos networks is about half of 
the number of logic units used in Benes networks. Notice that the logic unit represents different 
size crossbar switches in these two networks. As shown in Figure 5 (a) and (b), the 2x2 crossbar 
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is made of 4 configurable switches, while the 4x4 crossbar is made of 16 configurable switches. 
Table 1 lists the number of logic units and configurable switches for different sized Benes and 
Clos networks. 
Table 1 Networks 
Size 
Clos Benes 
Num of logic 
units 
Num of 
configurable 
switches 
Num of logic 
units 
Num of 
configurable 
switches 
4×4 1 16 6 24 
8×8 8 80 20 80 
16×16 12 192 56 224 
32×32 48 576 144 576 
64×64 80 1280 352 1408 
128×128 256 3328 832 3328 
256×256 448 7168 1920 7680 
 
Table 2  Number of Stages for Benes and Clos networks 
Size Clos Benes 
4×4 1 3 
8×8 3 7 
16×16 3 9 
32×32 5 11 
64×64 5 13 
128×128 7 15 
256×256 7 17 
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Eqns. (2) and (4) show the number of stages needed is reduced from Oሺlogଶ୒ሻ in Benes 
networks to Oሺlogସ୒ሻ	in Clos networks, when N gets larger, this difference is more significant as 
shown in Table 2.  
 
Figure 5 2x2 and 4x4 crossbar switches 
As we know, the number of stages traversed by a signal is the determining factor of the 
delay. For both 2x2 and 4x4 crossbar switches, as shown in Figure 5, only one logic unit will be 
passed through from an input to an output. The delay for the two crossbar switches should be 
similar. As such, the total delay experienced from an input port to an output port in Clos shall be 
much smaller than that in the same size Benes network. 
3.2 Design Flow 
The Benes and Clos networks of different sizes are designed and simulated through the 
Cadence design flow, provided by their IC design tools. Circuit level layout and simulations are 
conducted using Cadence Virtuoso under TSMC 45nm technology. The performance metrics to 
be compared include critical path delay, area, and power consumption. 
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Figure 6 illustrates the design flow, which consists of three major steps: schematic design, 
circuit layout, and simulation. For each specific size Benes/Clos network, the schematic circuit is 
designed first. After the functional verification for schematic circuit is passed, the layout for each 
network circuit is drawn based on the schematic circuit. During the layout design period, the 
DRC checking need be done repeatedly in order to avoid any DRC rule violation. 
After the layout is completed without any DRC violation, the netlist with parasitic 
parameters is extracted from layout. The LVS checking is to ensure the exact matching of the 
netlist generated match the schematic circuit and the layout circuit. 
 
Figure 6 Design Flow 
The final step is to simulate the circuits. First the simulation platform need be built using 
“config” view in Virtuoso. Then the tools embedded in Virtuoso are used to simulate the circuit 
and generate the delay and power consumption. 
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3.3 Design of Logic Unit 
As described in Section 2, the logic unit of a Benes/Clos network is made of 4 or 16 
configurable switches. We consider two alternative designs for the basic configurable switch: 1) 
single NMOS transistor and 2) full transmission gate which uses two transistors (one NMOS and 
one PMOS). 
 
Figure 7 NMOS-based 2x2 crossbar 
 Figure 7 (a) and Figure 8 (a) show the schematic diagrams of the two designs of the logic 
unit of 2x2 crossbar. The number of transistors needed by the first design and the second design 
is 6 and 16 respectively. But the NMOS transistor has its intrinsic defect known as the “weak 1” 
problem. The signal passes through the NMOS transistor cannot reach the VDD voltage without 
the help of a buffer. The transmission gate design uses the complementary manner to control the 
two transistors turn on or off as shown in Figure 8. 
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Both transistors are either on or off at the same time to pass or block the signal. When the 
input signal is ‘1’ (‘0’), the PMOS transistor will compensate the weak ‘1’ (‘0’) from the NMOS 
transistor. 
 
Figure 8 TG-Based 2x2 Crossbar 
Our experiment shows that under the TSMC 45nm technology, after the signal passes 
through the first NMOS transistor stage, the strength of the signal can only reach 75% of the 
original voltage VDD. In order to solve this problem, buffers are added between every two 
adjacent stages so that the signal strength of all inputs for next stage is kept at VDD, as shown in 
Figure 7 (a) and (b). The buffers combined with slow rising of signal coming out from the 
NMOS transistor introduce significant delay for the signal path. 
3.4 Schematic and layout Designs 
Based on the logic unit design, the schematic circuits of Benes networks are built 
recursively from 4x4 to 64x64 following Figure 2. Both schematic and layout circuits are laid out 
manually. In this work, we have completed the layout of NMOS-based Benes networks to 32x32 
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and TG-based Benes networks to 64x64. The simulation results on delay and power consumption 
are generated. 
  
Figure 9 Circuit of 64x64 Benes network 
Figure 9 Circuit of 64x64 Benes networkFigure 9 shows layout view of TG-based 64x64 
Benes network as an example. When the network size is doubled, the Benes network is 
duplicated and added with two more stages of crossbar switches. As shown in Figure 9, the 
64x64 Benes network includes two 32x32 Benes networks and two input/output stages composed 
of thirty-two 2x2 crossbar switches.  
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In the similar way, layout circuits of 4x4 to 64x64 TG-based Clos networks are laid out 
manually as shown in Figure 10.  
  
Figure 10 Circuit of 64x64 Clos network 
3.5 Experimental Results 
In this section, we present the simulation results of all Benes and Clos networks obtained 
from Cadence Virtuoso simulation tools. The performance metrics including delay, area and 
power consumption are reported and analyzed. For delay and power consumption metrics, the 
results are obtained with wire delay model (i.e., RC model). 
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3.5.1 Delay 
Table 3 and Figure 11 show the delay results of NMOS-based and TG-based Benes 
networks as well as TG-based Clos networks. The delay result shown is the average of the rising-
transition and falling-transition delays.  
Table 3 Delay (ns) of Benes and Clos networks 
Size 
(N×N) 
Benes (NMOS) Benes (TG) Clos (TG) 
4x4 1.622 0.101 0.013 
8x8 3.131 0.331 0.192 
16x16 4.578 0.625 0.241 
32x32 7.034 1.232 0.832 
64x64 N/A 1.584 0.920 
The wire delay has a significant impact to the delay. And the impact is bigger for larger 
size designs. This trend is attributed to factors of longer wires for interconnecting the inner and 
outer stages and increased wire load. As shown in the first two columns, for the same size Benes 
network, the delay of NMOS-based Benes network is about 10 times of the delay with its TG-
based counterpart. The basic reason has been mentioned in Section 4. The rising delay of NMOS 
transistors along the signal path contributes the most to total path delay. In the design with TGs, 
the rising delay problem is eliminated, thus the path delay plummets. 
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Figure 11 Delay of Benes and Clos networks 
The difference of delays between Benes and Clos networks is mostly attributed to the 
difference between the numbers of stages of these two networks. Table 2 shows the number of 
stages used for specific size networks, 8x8 and 16x16 Clos networks have as the same number of 
stages as 4x4 Benes networks. As shown in Figure 11, the delay of 16x16 Clos is larger than that 
of 8x8 Clos, and both delays are higher than the delay of 4x4 Benes network. The reason is that 
though the number of stages is the major factor determining delay, the output load also plays an 
important role in it. The output load of 16x16 Clos is larger than 8x8 Clos, and both are much 
larger than 4x4 Benes network. This explains the trend of delay results. 
3.5.2 Area  
Table 4 and Table 5 show the transistor number and area of Benes and Clos networks. 
The first two columns show that the area of NMOS-based Benes network is much smaller than 
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that of the corresponding TG-based Benes network. Each TG contains four transistors, which is 4 
times of NMOS, as explained in Section 4. 
Table 4 Transistor Count used in Benes and Clos networks 
Size 
(N×N) 
Benes (NMOS) Benes (TG) Clos (TG) 
4x4 40 96 64 
8x8 176 320 320 
16x16 540 896 768 
32x32 1464 2304 2304 
64x64 3696 5632 5120 
Table 5 Area of Benes and Clos networks ሺ࢛࢓૛ሻ 
Size 
(N×N) 
Benes 
(NMOS) Benes (TG) Clos (TG) 
4x4 40.97 75.81 42.56 
8x8 154.10 263.05 227.25 
16x16 474.42 764.71 624.03 
32x32 684.13 1239.2 1125.7 
64x64 N/A 3662.8 2954.1 
 
While NMOS-based Benes networks also need adding the inverters (as buffers) between 
two neighboring stages to reshape the defect signals caused by weak ‘1’ problem. As such, the 
transistor account of a TG-based Benes network is slightly more than 2 times of its NMOS-based 
counterpart. The actual area ration between TG- and NMOS-based Benes networks is less than 
2:1. 
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Figure 12 Transistor Count 
Figure 12 shows the trend described in Table 4, as we can see, the TG-based Benes and 
Clos consume similar amount of transistors, which is higher than NMOS-based network. As 
shown in Figure 13, consistent with the trend of transistor count, the area of NMOS-based Benes 
network is the smallest among the three designs. The TG-based Clos network has smaller area 
than TG-based Benes network for all network sizes and the difference is more significant for 
larger size N. The smaller layout area of Clos networks is attributed to the fact that by using 4x4 
crossbars as major building blocks, less interconnects are used and the circuit is more compacted 
compared with that of Benes networks. 
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Figure 13 Area of Benes and Clos Networks (ݑ݉ଶ) 
3.5.3 Power Consumption 
Table 6 shows the power consumption for these networks. The results with RC model are 
much higher than without RC model.  
Table 6 Power consumption (uW) of Benes and Clos networks  
Size 
(N×N) 
Benes (NMOS)  Benes (TG)  Clos (TG)  
4x4 1.149 0.928 0.275 
8x8 4.162 2.491 2.084 
16x16 8.064 7.954 3.282 
32x32 16.23 10.45 8.415 
64x64 N/A 32.85 25.7 
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Similar to delay results, the impact of wire delay is getting bigger with the network size 
increasing. The power consumption of NMOS-based Benes network is higher than the 
corresponding TG-based Benes network, because the inverters between two neighboring stages 
consume significant power to compensate the defect signals caused by NMOS transistor’s weak 
‘1’ problem. 
 
Figure 14 Power consumption ሺ࢛ࢃሻ of Benes and Clos Networks 
Figure 14 shows that comparing TG-based Benes and Clos networks, the Benes networks 
consume more power. On one hand, the data signals go through more stages in Benes network 
than in Clos network, on the other hand, the signals in Clos network have larger output load 
considering the larger size logic unit. The combined effect is that Clos networks have lower 
power consumption than Benes networks. The improvement (over 20%) is more significant for 
larger size N as shown in Table 6. 
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3.6 Summary 
This chapter was focused on the circuit designs of different sized Benes and Clos 
networks considering two types of implementations: NMOS transistor only and full transmission 
gates. All designs are laid out manually and simulated with using Cadence tools. The 
experimental results showed that the TG-based Benes networks have much better delay and 
power performance than their NMOS-based counterparts, though more transistor resources are 
needed in TG-based designs. Clos networks have 60% delay delay reduction than Benes 
networks with even smaller area and power consumption. This result confirms that Clos network 
is a better alternative to Benes networks to replace crossbars in large scale networks. 
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CHAPTER 4 HARDWARE DESIGN OF PARALLEL SWITCH SETTING ALGORITHM 
FOR BENES NETWORKS 
4.1 Benes Network and Routing Constraints 
The Benes network is a special instance of Clos network. An N ൈ N Benes network 
basically is built with two symmetrical butterfly networks. A Benes network can be considered 
as a cascaded combination of Omega network and a reverse Omega network overlapped with the 
middle stage. As such, the Benes network is a symmetric topological structure among the link 
patterns in the network from center stage. Besides, Benes network is inherently recursive. An 
N ൈ N Benes network can be built from two  ୒ଶ ൈ
୒
ଶ	 Benes networks recursively, S୳୮ and Sୢ୭୵୬	, 
which represent the up and down Benes subnetwork, respectively. As shown in Figure 15, the 
8 ൈ 8 Benes network can be divided into two 4 ൈ 4 Benes networks and two extra stages each 
composed of four 2 ൈ 2 switching nodes at input side and output side, respectively. 
A complete path of Benes network can be decomposed into the forward sub-path and 
backward sub-path routed in the Omega network and the reverse Omega network, respectively. 
The two subpaths must meet at one of the switches in the middle stage. Therefore, between any 
pair of input and output ports of an	N ൈ N	Benes network, there exist N routing paths. 
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Figure 15 8 ൈ 8 Benes Network 
The non-blocking routing in Benes networks is achieved if the following constraints are 
satisfied: 
Symmetric Routing Constraint: To route from input s to output d, either S୳୮ or Sୢ୭୵୬ 
subnetwork must be assigned to the subpaths on the Omega network and reserve Omega network 
simultaneously. This constraint must be held for each inner stage, recursively. As such, when the 
output state of the switching node at the forward stage in the Omega network is determined, then 
the input state of the switching node at the symmetric backward stage in the reverse Omega 
network is also determined. 
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Figure 16 Switching Node State 
Internally Conflict-Free Constraint: To avoid confliction between connection requests, 
the two input ports (resp. output ports) of each input switching node (resp. output switching node) 
cannot be assigned to the same output port (resp. input port).  
Each switching node has two states: ‘0’ (i.e., straight) and ‘1’ (i.e., cross), as shown in 
Figure 16. Combined with Figure 15, we can see that, any input port of a switching node must 
connect to the ′0′ output port to reach S୳୮ , or connect to the ′1′ output port to reach 
Sୢ୭୵୬. The output states at each stage can be represented as a binary bit (namely, routing bit). 
The routing bits (′0′ or ′1′), as shown in Figure 16, at all stages compose the path in the 
Benes network. 
Table 7 Routing Bit Values vs. State Values 
State of switching node 0 1 
Routing bit of port 2i 0 1 
Routing bit of port 2i+1 1 0 
Table 7 shows the relation between the switch state and the routing bit corresponding to 
its input ports. The state of a switching node determines the routing bit value of a port, and vice 
versa. Following the internal conflict-free constraint, the routing bits of the two input ports of a 
switching node have to be distinct. 
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4.2 Lee’s Parallel Routing Algorithm 
Lee’s parallel algorithm can be decomposed into four major steps: initialization, 
searching, merging and calculating the permutation for subnetworks. Denote the set of input and 
output ports as I and O, respectively, i.e., I ൌ O ൌ ሼ0, 1, … , N െ 1ሽ, and π:	Iെ൐ O be an input-
output permutation indicating connection requests. We use ሺi, jሻ to indicate the ith input port is 
going to connect to the jth output port in the permutation. In this part, we will use an example 
permutation to elaborate the main concept of this algorithm. In the below permutation, ′X′ 
means this input port has no output request. 
π ൌ ൬00				
1
3				
2
2					
3
6				
4
4				
5
7				
6
5				
7
X൰ 
Because of the symmetric routing constraint, the algorithm only need to find out the 
routing bits of the stages in one Omega subnetwork, then the routing bits of the counterpart 
stages in the other Omega network will be determined. In Lee’s algorithm, the output side switch 
setting is determined first, and then the input side switch setting is derived. 
4.2.1 Initialization  
The first step of Lee’s algorithm is to build the connections between output switching 
nodes using relation values. The connection between output switching nodes are built on the 
internally conflict-free constraint, to avoid this internal conflict, the algorithm need to group 
switching nodes with the same relation together, and assign the switch state values to them 
consistently. 
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Figure 17 Initialization 
Here, we adopt the same notation of [38]. We use ܉ܑ and ܊ܑ to denote the switch state 
value of input/output switching node ܉ܑ  and ܊ܑ , respectively. Let ࢻ: ࡵ → ሼ૙, ૚ሽ	ࢇ࢔ࢊ	ࢼ:ࡻ →
ሼ૙, ૚ሽ, where	ࢻሺ࢑ሻ is the routing bit of ܓth input, and ࢼሺ࢑ሻ is the routing bit from ࢑th output. 
From [38], the symmetric self-routing constraint requires that  
ߙሺ݇ሻ ൌ ߚሺߨሺ݇ሻሻ      k=0, 1, …, N-1      (5) 
The internal conflict-free constraint requires that  
ߙሺ݇ሻ ൌ ߙሺ݇ ൅ 1ሻ, ߚሺ݇ሻ ൌ ߚሺ݇ ൅ 1ሻ             k=0, 1, …, N-2      (6) 
The combination of (1) and (2) gives 
ߚ൫ߨሺ݇ሻ൯ ൌ 	ߙሺ݇ሻ ൌ ߙሺ݇ ൅ 1ሻ ൌ ߚሺߨሺ݇ ൅ 1ሻሻ         k=0, 1, …, N-2      (7) 
Then we have 
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ߙ௜ ൌ ቐ
ܽೖ
మ
	,			݇	݅ݏ	݁ݒ݁݊													݇ ൌ 2݅
ܽೖషభ
మ 	
	,			݇	݅ݏ	݋݀݀						݇ ൌ 2݅ ൅ 1														    (8) 
ߚ௜ ൌ ቐ
ܾೖ
మ
	,			݇	݅ݏ	݁ݒ݁݊												݇ ൌ 2݅
ܾೖషభ
మ 	
	,			݇	݅ݏ	݋݀݀							݇ ൌ 2݅ ൅ 1														 	   (9)	
For the given permutation, we have: 
ߨ ൌ ൬00				
1
3				
2
2					
3
6				
4
4				
5
7				
6
5				
7
ܺ൰ ൌ൐ 
ቆܽ଴ܾ଴ 				
ܽ଴
ܾଵ 				
ܽଵ
ܾଵ 					
ܽଵ
ܾଷ 				
ܽଶ
ܾଶ 				
ܽଶ
ܾଷ 				
ܽଷ
ܾଶ 				
ܽଷ
ܺ ቇ	
For the ݅th input switching node, we refer to the output port pair ሺ݇, ݈ሻ corresponding to 
the input port pair ሺ2݅, 2݅ ൅ 1ሻ as a connection pair. Then we obtain: 
൬2݅݇ 				
2݅ ൅ 1
݈ 				൰ ൌ൐ ቆ
ܽ௜
ߚሺ݇ሻ				
ܽ௜
ߚሺ݈ሻ				ቇ																																			ሺ10ሻ 
Based on Eqn. (11), we have: 
ߚሺ݇ሻ ൌ ߚሺ݈ሻ																																                (11) 
Consider the given permutation, taking ሺ૚	, ૜ሻ as example. As shown in Figure 17, in 
order to have the same routing bits (′૙′ or ′૚′) for input port ૚ and output port ૜, the 
corresponding input switching node must set the state value base on the corresponding output 
switching node, i.e., for input/output permutation ൫૚૜൯, we have ࢻሺ૚ሻ ൌ ࢇ૙, ࢼሺ૜ሻ ൌ ࢈૚ , since 
ࢻሺ૚ሻ ൌ ࢼሺ૜ሻ, then we can get ܉૙ ൌ ܊૚. Similarly, for ൫૜૟൯, we derive, 	ࢇ૚ 	ൌ 	࢈૜. Together, we 
obtain 
ܽ଴ 	ൌ 	 ܾ଴				,				ܽ଴ 	ൌ 	 ܾଵ 
ܽଵ 	ൌ 	 ܾଵ				,				ܽଵ 	ൌ 	 ܾଷ 
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ܽଶ 	ൌ 	 ܾଶ				,				ܽଶ 	ൌ 	 ܾଷ 
ܽଷ 	ൌ 	ܾଶ				,				ܽଷ 	ൌ 		ܺ 
After eliminating all ܉ from above equations, we can obtain a set of ࡺ/૛ initializing 
equations as follows: 
࢈૚ 	ൌ 	࢈૙,				࢈૜ ൌ 	࢈૚,				࢈૜ ൌ 	࢈૛,				࢈૛ ൌ ࢄ 
These equations about ܊ can help us to build the relation connections between output 
switching nodes as shown in Figure 17. All output switching nodes are connected like a linked 
list, where the index of the state variable is taken as the node address. Each initializing equation 
is used to establish a pointer, in which the state variable with larger index points to the other with 
smaller index. 
After initialization step, all output switching nodes can be grouped into equivalent classes.  
For switching nodes in the same class, the state value of any switching node is relevant to the 
state value of others. The representative node of each class is the switching node with the 
smallest index number. For the above example, as shown in Figure 17, all output switching 
nodes are in the same class. The representative node of the group is ࢈૙. Regardless of the Benes 
network radix, the initialization step is processed at all PEs at the same time with time 
complexity ࡻሺ૚ሻ. 
4.2.2 Searching 
As shown in Figure 17, there are two pointer types, Type 0 Pointer indicating the two 
state variables are equal, and Type 1 Pointer indicating the two state variables are not equal. All 
switching nodes except the representative node in the group will go through the searching step to 
point to the representative node. The time complexity of searching step is ࡻሺ࢒࢕ࢍࡺሻ. 
Figure 18 shows the searching result for Figure 17.  
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Figure 18 Searching 
4.2.3 Merging 
Usually, among the nodes belonging to the same class, there should be only one endpoint 
which is the representative node of the class. If there are two endpoints in one class, then the 
merging step is needed to eliminate one of them. The time complexity of this merging step is 
۽ሺ૚ሻ. Figure 18 shows that the two endpoints ܊૙ and ܊૛ are pointed by ܊૜, which means the 
value of ܊૜ will be determined by the values of ܊૙ and ܊૛, causing confliction. As shown in 
Figure 19, after the merging step, the direct connection between two endpoints ܊૙  and ܊૛  is 
found. 
 
Figure 19 Merging 
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After all switching nodes point to the representative of the class, the state values of all 
switching nodes can be determined by assigning the state value of the representative as 0 or 1. 
One of the assignments of the above example is derived as by letting ܊૙ ൌ ૙: 
܁ܜ܉ܜ܍	ሺ܊૙, ܊૚, ܊૛, ܊૜ሻ ൌ ሺ૙, ૙, ૚, ૚ሻ 
By applying the symmetric routing constraint, the state values of input switching nodes 
should be setup as: 
܁ܜ܉ܜ܍	ሺ܉૙, ܉૚, ܉૛, ܉૜ሻ ൌ ሺ૙, ૙, ૚, ૙ሻ 
Figure 20 shows the settings of input/output switching nodes for permutation  
൬૙૙		
૚
૜		
૛
૛			
૜
૟		
૝
૝		
૞
ૠ		
૟
૞		
ૠ
܆൰ 
 
Figure 20 Settings of input/output switching nodes 
4.2.4 Permutation for subnetwork 
After the state values of input/output switching nodes are determined, the switch settings 
of two inner ࡺ૛ ൈ
ࡺ
૛	 subnetworks can be determined recursively. The permutations of the two 
inner subnetworks can be derived by tracing the routing paths from both input and output sides. 
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Then Lee’s algorithm is applied to derive the state values of the input/output switching nodes of 
the two subnetworks. The time complexity to calculate those permutations for subnetworks is 
ࡻሺ૚ሻ. In a recursive manner, the state values of all stages will be computed by the Lee’s parallel 
routing algorithm. 
 
Figure 21 Permutation for Subnetwork 
Figure 21 shows the connections of the two inner subnetworks and the derived two 
permutations ߨ଴ for ܵ௨௣ and ߨଵ for ܵௗ௢௪௡	for two inner subnetworks, respectively.  
ߨ଴ ൌ ൬00				
1
1				
2
3					
3
2	൰ 
ߨଵ ൌ ൬01				
1
3				
2
2					
3
ݔ	൰	 
Continue this process until the state values of switching nodes in the middle stage  are 
determined.  
As we can see from the description in above section, the searching step is the only 
procedure which is relevant to the radix of Benes network. All the other procedures could be 
finished in ܱሺ1ሻ. The time complexity for each round is determined by the searching procedure 
which is ܱሺ݈݋݃ܰሻ. 
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4.3 Hardware Design of lee’s algorithm 
4.3.1 Design Flow 
As shown in Figure 22, the hardware design of Lee’s algorithm follows the common RTL 
design flow which consists of four steps: 1) Specification, 2) RTL design, 3) simulation of the 
RTL code, 4) synthesis of the RTL design. In the second step, we use Verilog HDL to implement 
the RTL design of Lee’s parallel algorithm.  
 
Figure 22 Design Flow 
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Figure 23 Circuit Architecture 
As shown in Figure 23, for the switch setting circuit of ܰ ൈ ܰ Benes network, there are 
ܰ/2	processing elements (PE), each representing an output switching node, are connected by the 
main frame. Each PE୧ holds several variables. In the main frame, two major parts are the control 
logic and shared memory. Table 8 lists the variables used in our design. For ܰ ൈ ܰ  Benes 
network, each variable storing port index has ݊ ൌ ݈݋݃ଶே  bits. The global variables are shared 
among all processing elements. 
As each output switching node (represented by one processing element) has two ports, 0 
and 1, we adopt a two-register structure for each output switching node to store the pointers 
associated with port 0/1. In the searching step of Lee’s algorithm, each PE may need search in 
two directions. The two-register structure allows each PE keeps searching in two directions until 
they reach the representative nodes. Here four variables are used for storing the index of the node 
ሺnodeValue0/1ሻ pointed by the port 0/1 pointer and corresponding relation value ሺnodeS0/1ሻ, 
respectively. The size of these shared registers is determined by the radix of Benes network. For 
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ܰ ൈ ܰ Benes network, the size of nodeValue0/1 is ሺܰ/2ሻ ∗ ݈݋݃ܰ bits as there are ܰ/2 output 
switching nodes and logN  bits are needed to represent the index of each port. The size of 
nodeS0/1 is ܰ/2 as one bit is needed to represent the relation value between two connected 
switching nodes, ‘0’ represents not equal, ‘1’ represents equal 
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Table 8 Definition of Variables 
Global Variable Meaning 
Size 
(bits)
port[N] Store the output port index of the permutation. NlogN 
nodeValue0/1[N/2] 
Store the index of the port which is pointed by the 
port 0/1 pointer of each output switching node. For 
example, nodeValue0/1ሾiሿ ൌ j ,0 ൏ൌ j ൏ i ൏ൌ N/2 , 
means node i points to node j, i.e., there is a relation 
connection between node i and node j. 
NlogN
2  
nodeS0/1 Store the relation value for the connection from the port 0/1 pointer of each output switching node. N/2 
inNodeStateValue[N/2] Store the state value of input switching nodes. N/2 
outNodeStateValue[N/2] Store the state value of output switching nodes. N/2 
sub0/1_port[N/2] Store the permutations for two inner subnetworks. logN/2 
Local Variable Meaning 
Size 
(bit) 
port0/1 Store the output port index of the connection pair corresponding to input port pair ሺ2i, 2i ൅ 1ሻ. logN 
preNodeValue0/1 Store the nodeValueL0/1  before each searching procedure.  logN 
nodeType 
Two-bit value, ‘00’ means the node doesn’t point to 
any other node; ‘01’ if the node points to only one 
other node, ‘11’ if it points to two other nodes. 
2 
The control logic is responsible for the following functions: 
1. Maintaining and updating the registers’ data and status respectively, according to 
the newest information received from processing elements. 
2. Calculating the setting value for switching nodes on the inputs/outputs stage. 
3. Calculating the input/output permutation for the subnetworks. 
Every clock cycle, the control logic gathers the updated values of nodeValue0/1and 
NodeS0/1 from all processing elements. All processing elements have the full access (write and 
read) to all bits of both nodeValue0/1	and NodeS0/1  so that each processing element can 
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modify any bit of these registers at any time. As such, the design must guarantee there are no 
more than one processing elements writing the same bit of these registers in the same clock 
cycle. The Lee’s algorithm ensures that when there is no confliction in permutation, each 
element of nodeValue0/1 and nodeS0/1 will only be updated by one processing element in 
each step. The instinct exclusive property can guarantee that, for each bit of nodeValue0/1	and 
NodeS0/1, in each clock cycle, there will be only one processing element modifying it and no 
conflict would happen.  
The second task of the control logic is to calculate the state values for the input/output 
switching nodes. The state values of output switching nodes can be obtained from NodeS0/1. 
The state values for the input switching nodes are based on the symmetric routing constraint. 
The last task of the control logic is calculating the input/output permutation for the 
subnetworks. The Lee’s algorithm calculates the switch setting values recursively from the 
outmost stages to the most inner stages. Take 16 ൈ 16 Benes network as an example, according 
to the state values of the input/output switching nodes, the control logic will derive the 
permutation for two inner 8 ൈ 8 Benes networks. This part will be discussed in details in the 
following subsections 
4.3.2 Finite State Machine 
In this part, the RTL design of Lee’s parallel algorithm is presented. Following the 
process of Lee’s parallel routing algorithm, we derive the finite state machine of each processing 
element as shown in Figure 24 which encloses five steps. 
1. IDLE 
2. INIT 
3. SEARCH 
48 
 
4. MERGE 
5. DONE 
 
Figure 24 State Diagram 
Each step could be divided into several states to complete the function that this step is 
supposed to do. Those states named with ‘WAIT’ as appendix are used to synchronize 
processing elements. All the processing elements need to wait one clock cycle so that the register 
values updated by other processing elements become valid in all processing elements. In the 
following part of this section, we will describe these five main steps. 
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IDLE	
At the starting point, all processing elements are in the IDLE state to wait for the new 
permutation between input and output ports. When the new permutation arrives by setting input 
ports of all input switching nodes, all processing elements will enter the INIT state to conduct 
initialization functions. Before the processing element enters the INIT state, the control unit 
needs one clock cycle to synchronize with all other processing elements.  
In the IDLE state, all register values are reset to default values, where ݊݋ܸ݈݀݁ܽݑ݁0/1 
and ݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁0/1 are set to the current node index and ݊݋݀݁ܵ0/1 are all reset to 0. 
INIT	
In Lee’s parallel routing algorithm, the first step is to initialize the pointers and relation 
values between output switching nodes. This initialization process is determined by the 
permutation between inputs and outputs of Benes network. Consider the following permutation 
for a 16 ൈ 16 Benes network: 
ߨ ൌ ሺ 010				
1
14				
2
9					
3
2				
4
8				
5
13				
6
12				
7
15	 
8
1				
9
ൈ				
10
7 				
11
11				
12
5 				
13
0 				
14
4 				
15
6 	ሻ 
As discussed in Section 3, there are two types of relation between two output switching 
nodes that have connection, equal or not equal, represented as ′0′	or	′1′ respectively. In Lee’s 
parallel routing algorithm, in order to find out the relation between these two output switching 
nodes, the equations between routing bits of input/output switching nodes need be derived first. 
In our design, the relation between two output switching nodes can be derived directly from the 
parity of two output port indexes corresponding to the two input ports of each PE. 
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Given the connection pair ሺ݇, ݈ሻ for an input port pair ሺ2݅, 2݅ ൅ 1ሻ (i.e., ݌݋ݎݐ0 and ݌݋ݎݐ1 
in our design), according to Eqns. (8), (9) and (11), we derive the four possibilities of the above 
equation: 
Case 1: ݇ is even and ݈ is even, we have  
ܾೖ
మ
ൌ ܾ೗
మ
; 
Case 2: ݇ is even and ݈ is odd, we have   
ܾೖ
మ
ൌ ܾ೗
మ
	 ܾೖ
మ
ൌ 	ܾ೗
మ
; 
Case 3: ݇ is odd and ݈ is even, we have    
ܾೖ
మ
ൌ ܾ೗
మ
	 ܾೖ
మ
ൌ 	ܾ೗
మ
; 
Case 4: ݇ is odd and ݈ is odd, we have      
ܾೖ
మ
ൌ 	ܾ೗
మ
	 ܾೖ
మ
ൌ ܾ೗
మ
 
As we can see from above options, when ݇ and ݈ have the opposite odd-even property, 
then their corresponding output switching nodes will have the same state value, or, they have the 
opposite state value. The relation between two output switching nodes can be set according to 
odd-even property of ݇ and ݈ by checking ݌݋ݎݐ0ሾ0ሿ and ݌݋ݎݐ1ሾ0ሿ as shown in Eqn. (12). 
ܰ݋݀݁ܵ0/1 ൌ ~ሺ݌݋ݎݐ0ሾ0ሿ	ܱܴܺ	݌݋ݎݐ1ሾ0ሿሻ																																								 
																				ൌ ൜0								ܧݍݑ݈ܽ		1		ܰ݋ݐ	ܧݍݑ݈ܽ																														                    (12) 
At each processing element	 ௜ܲ , the following code is used to set ݊݋ܸ݈݀݁ܽݑ݁0/1 and 
ܰ݋݀݁ܵ0/1, where ݊ ൌ ݈݋݃ଶே. 
// pNode is the temporal variable to hold the larger node index 
࢏ࢌ	ሺ݌݋ݎݐ0ሾ݊ െ 1: 1ሿ ൏ ݌݋ݎݐ1ሾ݊ െ 1: 1ሿሻ		ሼ 
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    ݌ܰ݋݀݁ ൌ ݌݋ݎݐ1ሾ݊ െ 1: 1ሿ; 
    ࢏ࢌ	ሺ݌݋ݎݐ1ሾ0ሿሻ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁1ሾ݌ܰ݋݀݁ሿ ൌ ݌݋ݎݐ0ሾ݊ െ 1: 0ሿ;	 
        ݊݋݀݁ܵ1ሾ݌ܰ݋݀݁ሿ ൌ ሺ݌݋ݎݐ0ሾ0ሿ ൌൌ ݌݋ݎݐ1ሾ0ሿሻ? 
                                                                         	1ᇱܾ1 ∶ 1ᇱܾ0; 
    ሽ 
    ࢋ࢒࢙ࢋ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁0ሾ݌ܰ݋݀݁ሿሿ ൌ ݌݋ݎݐ0ሾ݊ െ 1: 0ሿ;	 
        ݊݋݀݁ܵ0ሾ݌ܰ݋݀݁ሿ ൌ ሺ݌݋ݎݐ0ሾ0ሿ ൌൌ ݌݋ݎݐ1ሾ0ሿሻ? 
                                                                         	1ᇱܾ1 ∶ 1ᇱܾ0; 
    ሽ 
ሽ 
ࢋ࢒࢙ࢋ	࢏ࢌ	ሺ݌݋ݎݐ1ሾ݊ െ 1: 1ሿ ൏ ݌݋ݎݐ0ሾ݊ െ 1: 1ሻ	ሼ 
    ݌ܰ݋݀݁ ൌ ݌݋ݎݐ0ሾ݊ െ 1: 1ሿ; 
    ࢏ࢌ	ሺ݌݋ݎݐ0ሾ0ሿሻ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁1ሾ݌ܰ݋݀݁ሿ ൌ ݌݋ݎݐ1ሾ݊ െ 1: 0ሿ;	 
        ݊݋݀݁ܵ1ሾ݌ܰ݋݀݁ሿ ൌ ሺ݌݋ݎݐ0ሾ0ሿ ൌൌ ݌݋ݎݐ1ሾ0ሿሻ? 
                                                                         	1ᇱܾ1 ∶ 1ᇱܾ0; 
    ሽ 
    ࢋ࢒࢙ࢋ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁0ሾ݌ܰ݋݀݁ሿሿ ൌ ݌݋ݎݐ1ሾ݊ െ 1: 0ሿ;	 
        ݊݋݀݁ܵ0ሾ݌ܰ݋݀݁ሿ ൌ ሺ݌݋ݎݐ0ሾ0ሿ ൌൌ ݌݋ݎݐ1ሾ0ሿሻ? 
                                                                         	1ᇱܾ1 ∶ 1ᇱܾ0; 
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    ሽ 
ሽ 
ࢋ࢒࢙ࢋ 
    ݊ݑ݈݈; 
Note that each port  register has width of ݈݋݃ଶே  bits with the top ሺ݈݋݃ଶே െ 1ሻ  bits 
representing the output switching node number and the least significant bit representing the port 
number (0 or 1) of the output switching node as well as the parity of the output port index.  
 
Figure 25 Initialization 
After the initialization step, all output switching nodes will be divided into one or more 
classes depending on the permutation of inputs/outputs as shown in Figure 25. All output 
switching nodes in the same class are bounded together such that once the state value of any 
switching node is determined, then the state values of all the other switching nodes will be 
determined. For the example shown above, if the switch setting value of ܾ0 is 0, then the state 
values of the whole class are shown in Figure 26. 
 
 
Figure 26 State Value Setting 
SEARCH	
As discussed in last section, in the searching step, all processing elements parallelly 
search and update the node pointer till reaching the representative node of the class, i.e., the 
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switching node with the smallest index number in the class. The number of searching steps is 
bounded by ୒ଶ . As shown in Figure 24, right after the state machine runs into the SEARCH state, 
each processing element P୧  updates nodeValue0/1ሾiሿ  and relation values nodeS0/1ሾiሿ  stored 
locally till the pointer’s values do not change in the current searching iteration. To detect the 
ending condition of searching step, before searching in SEARCH state, the node pointer’s 
current value nodeValue0/1 will be stored in preNodeValue0/1. 
Figure 27 shows that after searching all processing elements point to one endpoint except 
the one representing ܾ7, which reaches two endpoints ܾ1	ሺ݊݋݀݁ሾ1ሿሻ and ܾ0	ሺ݊݋݀݁ሾ0ሿሻ. In each 
class, there is only one representative node. In order to solve this problem, we must merge these 
two end nodes pointed by the same processing element, as shown in Figure 19, this process will 
be done in the MERGE state. 
 
Figure 27 SEARCH 
The following two conditions need be satisfied before transferring to the MERGE state. 
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 After one searching step, the value contained in register preNodeValue doesn’t 
change. 
 The switching node has type value "݊݋݀݁ܶݕ݌݁ ൌൌ 2′ܾ11", which means the 
switching node points to two endpoints. 
At each processing element P୧, the following code is used to determine if transiting to the 
MERGE state. 
࢏ࢌ	ሺሺ݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁0 ൌ ݊݋ܸ݈݀݁ܽݑ݁0ሻ	and	 
                           ሺ݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁1 ൌൌ ݊݋ܸ݈݀݁ܽݑ݁1ሻ) 
    ࢏ࢌ	ሺ݊݋݀݁ܶݕ݌݁ሾ1: 0ሿ ൌൌ 2ᇱܾ11ሻ		 
        ࢏ࢌ	ሺ݊݋ܸ݈݀݁ܽݑ݁0 ൌൌ ݊݋ܸ݈݀݁ܽݑ݁1ሻ		  // Both registers   // in the current node point 
to the same endpoint 
            ݏݐܽݐ݁ ൌ MERGE_SN	; 
        ࢋ࢒࢙ࢋ	ݏݐܽݐ݁ ൌ MERGE; 
    ࢋ࢒࢙ࢋ	ݏݐܽݐ݁ ൌ 	DONE; 
ࢋ࢒࢙ࢋ	ݏݐܽݐ݁	 ൌ 	ܵܧܣܴܥܪ;	
If the two pointers of the switching node point to the same endpoint, then FSM transits to 
MERGE_SN state, in which one of two pointers of the switching node will be reset to its initial 
value; otherwise, the FSM transits to the MERGE state.  
MERGE	
When the processing element reaches the endpoints in both direction and the two 
endpoints are different, the merging step will be conducted. As in the initialization step, the node 
pointer with larger node index is updated with smaller node index number. As shown in Figure 
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28, the processing element merges the endpoints of b7  overwriting the nodeValue  register 
storing b1 to b0. We can also see that, after the merging process, the switching nodes previously 
pointing to node b1 need be updated to pointing to b0. For the example in Figure 28, after the 
merging step, nodes b6 and b4 need go through searching step again to update their pointers to 
the representative node b0. 
 
Figure 28 MERGE 
For	each	processing	element	P୧,	the	following	code	is	used	to	update	pointers.	
࢏ࢌ	ሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ ൏ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሻ	 
    ࢏ࢌ	ሺ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሾ0ሿሻ	{ 
        ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ; 
        ݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ 
݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
    }  
    ࢋ࢒࢙ࢋ	ሼ 
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        ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ; 
        ݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ 
݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
} 
ࢋ࢒࢙ࢋ	࢏ࢌሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ ൐ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሻ	ሼ 
  		࢏ࢌ	ሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿሾ0ሿሻ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ; 
        ݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ 
݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
    ሽ 
    ࢋ࢒࢙ࢋ	ሼ 
        ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ; 
        ݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ 
݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
   	ሽ	
ሽ 
ࢋ࢒࢙ࢋ 
    ݊ݑ݈݈; 
After the merging step, the processing element will notify the other processing elements 
so that all the other processing elements will transit to the SEARCH state. As shown in Figure 
29, after the searching step, all the switching nodes point to the representative node of this class. 
The initial state value for the representative node ‘b0’ of this class is ‘0’, then the state value of 
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all other switching nodes can be determined by the relation value ܖܗ܌܍܁ in parallel. And the 
switch state values shown in Figure 29 is exactly the same as those values shown in Figure 26. 
In our design, after all processing elements are in DONE state, the mainframe will set the 
state values of output and input switching nodes.  
 
b0 b2 b3 b5 b7 b6 b4 b1
b0 b2 b3 b5 b7 b6 b4 b1
Searching Step
b0 b2 b3 b5 b7 b6 b4 b1
0 0 1 0 1 1 1 1
 
Figure 29 Searching after Merging 
4.3.3 Setting State Values of Input/Output Switching Nodes 
The state values for output switching nodes outNodeStateValue ቂ୒ଶ െ 1: 0ቃ  can be 
obtained directly from the relation value nodeS0 ቂ୒ଶ െ 1: 0ቃ or nodeS1 ቂ
୒
ଶ െ 1: 0ቃ	as follows. 
݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݆ሿ ൌ ܰ݋݀݁ܵ0ሾ݆ሿ	|	ܰ݋݀݁ܵ1ሾ݆ሿ;      (13) 
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After the state values of output switching nodes are determined, the state values of input 
switching nodes are determined too. According to the symmetric routing constraint, the state 
value of an input switching node is equal to or opposite to the state value of its corresponding 
output switching node which depends on the relation of the input/output port index number.   
Given permutation pair ሺk, lሻ, where k is the input port number, and l is the output port 
number, due to the symmetric self-routing constraint, i.e., Eqn. (13) and (14) in Section 3.1, we 
have: 
inNodeStateValue	 ቂ୩ଶቃ ൌ ቐ
outNodeStateValue ቂ୪ଶቃ 					if	k, l		are	same	parity
~outNodeStateValue ቂ୪ଶቃ 		if	k, l	are	opposite	parity
	       (14) 
where k/2	and l/2 give the corresponding input/output switching node index. As we can see, 
either portሾ2iሿ or portሾ2i ൅ 1ሿ can be used to determine the relation between state values of 
input switching node and its corresponding output switching node. Here we use portሾ2iሿ to do 
the calculation. And portሾ2iሿሾ0ሿ gives the parity of the output port.  
// For i=0, 1, …, N/2  
݂݅	ሺ݌݋ݎݐሾ2݅ሿሾ0ሿሻ	 
  ݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿ=	~݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ ቂ௣௢௥௧ሾଶ௜ሿଶ ቃ ; 
݈݁ݏ݁	 
  ݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿ=	݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ ቂ௣௢௥௧ሾଶ௜ሿଶ ቃ ; 
4.3.4 Permutation configuration for sub Benes network 
After the state values of input/output switching nodes are set, the permutation for 
subnetworks will be determined. Given state values in outNodeStateValue ቂ୒ଶ െ 1: 0ቃ , the 
permutation for two subnetworks sub0 and sub1 can be calculated by the control unit as below: 
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ࢌ࢕࢘	 ൬݅ ൌ 0; ݅ ൏ ܰ2 ; ݅ ൅ ൅൰	ሼ	
				࢏ࢌ	ሺ݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿሻ	ሼ		
								ݏݑܾ0_݌݋ݎݐሾ݅ሿሾ݊ െ 2: 0ሿ ൌ ݌݋ݎݐሾ2݅ ൅ 1ሿሾ݊ െ 1: 1ሿ;		
								ݏݑܾ1_݌݋ݎݐሾ݅ሿሾ݊ െ 2: 0ሿ ൌ ݌݋ݎݐሾ2݅ሿሾ݊ െ 1: 1ሿ;	
				ሽ	
				ࢋ࢒࢙ࢋ	ሼ	
								ݏݑܾ0_݌݋ݎݐሾ݅ሿሾ݊ െ 2: 0ሿ ൌ ݌݋ݎݐሾ2݅ሿሾ݊ െ 1: 1ሿ;		
								ݏݑܾ1_݌݋ݎݐሾ݅ሿሾ݊ െ 2: 0ሿ ൌ ݌݋ݎݐሾ2݅ ൅ 1ሿሾ݊ െ 1: 1ሿ;	
				ሽ	
ሽ	
Figure 30 shows the timing diagram for the whole process of the example permutation. In 
this example, there are three searching steps, two consecutive ones and one after the merging 
step which is consistent with the Lee’s algorithm. Each step needs two clock cycles to finish, 
because each step needs one more clock cycle to update data in the shared memory. After the 
state values of input/output switching nodes are determined, one more clock is needed to 
calculate the permutation for two subnetworks. Totally, 17 clock cycles are used to finish the 
whole process. Consistent with Lee’s algorithm, during the whole process, only the number of 
searching steps is relevant to the radix of Benes network. And all other steps are in constant. 
The pseudocode of the implemented parallel switch setting algorithm for N ൈ N Benes 
network (N ൐ 4) is listed in Appendix A. 
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Figure 30 Timing Diagram 
4.3.5 Special case 
Because of the simplicity of 4 ൈ 4 Benes network, there is no need to run the whole 
process. As shown in Figure 31, there are Pସସ ൌ 24 permutations between input and output ports 
which fall into two cases: 1) either these two output switching nodes are in the same class, 2) 
they are in the two separated classes. For both cases, there is no need to do the searching and 
merging procedure thus significantly reducing the logic complexity of each processing element. 
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Figure 31 4x4 Benes Network 
Consider the permutation of the 4x4 Benes network shown in Figure 17, we can derive 
below: 
൬0i 				
1
j 				
2
k					
3
l 	൰ ൌ൐ ቆ
a଴
βሺiሻ				
a଴
βሺjሻ				
aଵ
βሺkሻ					
aଵ
βሺlሻ	ቇ 
Consider the connection pair ሺi	, jሻ, there are two cases: 
Case 1: both i and j belong to the same output switching node, then k and l must belong 
to the other switching node. There is no connection between two output switching nodes, i.e., 
they belong to two separated classes. The state value of each output switching node can be 
assigned independently.  
Case 2: i and j belong to two output switching nodes, respectively. Then there exists a 
connection between two output switching nodes, i.e., they belong to the same class. The state 
value will be assigned correlately.  
Each processing element has two registers port0ሾ1: 0ሿ and port1ሾ1: 0ሿ holding the two 
output port index number, where port0ሾ1ሿ and port1ሾ1ሿ can be used to determine which output 
switching node the port belongs to and port0ሾ0ሿ and port1ሾ0ሿ can be used to determine the 
relation value between these two output switching nodes if there is connection between them. 
The following logic code is designed. 
࢏ࢌ	ሺ݌݋ݎݐ0ሾ1ሿ	ܱܴܺ	݌݋ݎݐ1ሾ1ሿሻ	ݐ݄݁݊	
        ࢏ࢌ	ሺ݌݋ݎݐ0	ܱܴܺ	݌݋ݎݐ1ሾ0ሿሻ	ݐ݄݁݊	 
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                ݊݋݀݁ܵ0ሾ1ሿ ൌ 1ᇱܾ0; 
        ࢋ࢒࢙ࢋ	ݐ݄݁݊  	 
                ݊݋݀݁ܵ0ሾ1ሿ ൌ 1ᇱܾ1; 
        ࢋ࢔ࢊ 
ࢋ࢔ࢊ 
4.4 Experiment Results 
We have implemented the Lee’s algorithm for finding the switch settings for input/output 
stages of 4x4 to 64x64 Benes networks in Verilog, simulated and synthesized the designs using 
Cadence tools. The RTL code is written in parameterized way so that it is easy to expand to 
larger sizes. In the simulation process, ModelSim is adopted as the simulation tool. For each 
design, five categories of permutations are used for validation including bit reversal, perfect 
shuffle, butterfly, matrix transpose, and random permutations. Under each category, one or more 
different permutations have been tested. The worst case permutation would cause all output 
switch nodes in the same group and connected in order with all pointers in same directions. 
Under the worst case, the algorithm needs the most steps to search representative node which has 
complexity OሺlogNሻ, there is only one worst case in each size network. In the synthesis process, 
Cadence Encounter RTL-Compiler is used with TSMC 65nm technology library. All size 
designs are synthesized under the same settings. The synthesized results of delay, area in number 
of cells, and power consumption are presented below. 
 
 
Table 9 Delay result 
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Benes Size 4x4 8x8 16x16 32x32 64x64 
Delay (ns) 0.1 0.8 2.3 3.7 5.6 
Time Complexity ۽ሺܔܗ܏૛ۼሻ 4 9 16 25 36 
The delay is mainly decided by the time complexity of the algorithm. While the size of 
the processing element will not affect the delay as much as that does to area and power 
consumption as shown in Table 9 and Figure 32. 
  
Figure 32 Delay Result 
As discussed in last section 4.2, the time complexity of algorithm is determined by the 
number of searching steps. The simulation results show that the number of searching steps 
follows OሺlogNሻ. Except the 4x4 network, the synthesized delay result has about the same trend 
as that of the time complexity of Lee’s algorithm. For 4x4 Benes, there is no searching step in 
the switch setting algorithm. That’s why the delay is much lower than that of 8x8 Benes. 
Table 10 Cell number and Area 
0
1
2
3
4
5
6
4x4 8x8 16x16 32x32 64x64
Delay (ns)
64 
 
Benes Size 4x4 8x8 16x16 32x32 64x64 
Number of Cells 1.0E+01 1.81E+03 8.11E+03 3.62E+04 1.32E+05 
 
 
Figure 33 Number of Cells 
Table 10 and Figure 33 show the area result in terms of number of cells, the basic design 
unit used to measure the logic complexity. When the network size is doubled, the number of cells 
increases by about 4 times except for the 4x4 network. It is clear that in Lee’s algorithm, when 
the network size is doubled, the number of processing elements needed in each stage is doubled. 
For example, the	8 ൈ 8 Benes has 4 processing elements and the 16 ൈ 16 Benes network has 8 
processing elements. Besides, the logic complexity of the processing element nearly doubles 
when the network size is doubled. Overall, the logic complexity of the processing element should 
be increased by four times when the network size is doubled. This explains the trend of number 
of cells in Table 10. 
Table 11 Power Consumption (uW) 
0.00E+00
2.00E+04
4.00E+04
6.00E+04
8.00E+04
1.00E+05
1.20E+05
1.40E+05
4x4 8x8 16x16 32x32 64x64
Cells
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Size 
 
Power Type 
4x4 8x8 16x16 32x32 64x64 
Leakage  0.75 92.4 386 1,760 7,070 
Internal  1.23 84.6 385 1,690 7,280 
Net  0.18 29.8 142 604 2,280 
Switching  1.41 114 528 2,290 9,560 
 
 
Figure 34 Power Consumption 
Table 11 shows the power consumption of the design in terms of static (internal) power, 
dynamic (mainly switching), net and leakage power. Each portion of power increases 
significantly as the radix of Benes network increases. The power consumption increasing trend is 
consistent with the increasing trend of number of cells. As shown in Figure 34, the switching 
power is the most significant portion, followed by internal (Static) and leakage power which 
0
5000
10000
15000
20000
25000
30000
4x4 8x8 16x16 32x32 64x64
Switching
Net
Internal
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occupies 36%, 28% and 27% of total power, respectively. Together the three portions of power 
dominate the power consumption at more than 90%. 
4.5 Summary 
This chapter presents the RTL design of a parallel switch setting algorithm in Benes 
Networks. We have refined the algorithm in data structure and initialization/updating of relation 
values to make it suitable for hardware implementation. The RTL code is written in 
parameterized way so that it is easy to expand to larger sizes. The RTL design of the switch 
setting circuit for 4x4 to 64x64 Benes networks are simulated and synthesized using Cadence 
tools. The simulation and synthesis results confirm that the trend of delay and area results of the 
circuit is consistent with that of the Lee’s algorithm. 
 
 
 
 
 
 
 
 
 
 
CHAPTER 5 CONCLUSION AND FUTRURE WORK 
In Chapter 3, the result confirms that Clos network is a better alternative than Benes 
networks to replace crossbars in large scale networks-on-chip systems. Though the Clos network 
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is the extension of Benes network, the Clos network provides way more flexibility than the 
Benes network. As shown in the definition of Clos network, and demonstrated by our CMOS 
circuit design, the larger size of switching logic unit can reduce the number of stages to traverse. 
Furthermore, by using transmission gates in our circuit design, both the delay and power 
consumption results are improved significantly.  
The parallel switch setting algorithm is the key to satisfy the requirements of high 
performance switching networks. We implemented the fastest parallel switch setting algorithm, 
Lee’s parallel routing algorithm, in hardware. The RTL design of Lee’s algorithm has been fully 
implemented by Verilog. During the RTL design, we have refined Lee’s routing algorithm in a 
few ways to make it suitable for hardware implementation. The RTL design of the switch setting 
circuit for 4x4 to 64x64 Benes networks are simulated and synthesized using Cadence tools. The 
simulation and synthesis results of the switching setting circuits for 4x4 to 64x64 Benes 
networks confirm that the trend of delay and area results of the circuit is consistent with that of 
the Lee’s algorithm.  
The future work includes: 1) integration of the switch setting circuit with the Benes 
network circuit; 2) evaluation of the network performance of Benes/Clos-based NoCs under both 
synthetic and real life benchmarks.    
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APPENDIX A 
The pseudocode of the implemented parallel switch setting algorithm for N ൈ N Benes 
network (N ൐ 4) is listed below. All variables are defined in Table 8.  
Parallel Switch Setting Algorithm 
Inputs: port[N] - Permutation for input ports  output ports 
Outputs: inNodeStateValue[N/2] - Switch setting values for input switching nodes 
  outNodeStateValue[N/2] - Switch setting values for output switching nodes  
  sub0/1_port[N/2]: Permutations for subnetworks 
Function: Calculate the switch settings for input and output switching nodes  
ࡹࢇ࢏࢔	ሺሻ	ሼ	
				//݅݊݅ݐ݈݅ܽ݅ݖ݁	݈݃݋ܾ݈ܽ	ݒܽݎܾ݈݅ܽ݁ݏ	
				ࢌ࢕࢘	ሺ݅ ൌ 0; 	݅	 ൏ 	ܰ/2; 	݅ ൌ ݅ ൅ 1ሻ	ሼ	
								݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ 	ൌ 	݅;	
								݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ 	ൌ 	݅;	
								݊݋݀݁ܵ0/1ሾ݅ሿ 		ൌ 	0;	
				ሽ	
				ܥ݈݈ܽ	݅݊݅ݐ݈݅ܽ݅ݖܽݐ݅݋݊	݌ݎ݋ܿ݁݀ݑݎ݁;	
				ܥ݈݈ܽ	ݏ݁ܽݎ݄ܿ݅݊݃	݌ݎ݋ܿ݁݀ݑݎ݁;	
				ܥ݈݈ܽ	݉݁ݎ݃݅݊݃	݌ݎ݋ܿ݁݀ݑݎ݁; 
			//݈ܿܽܿݑ݈ܽݐ݁	݅݊݌ݑݐ, ݋ݑݐ݌ݑݐ	ݏݓ݅ݐ݄ܿ݅݊݃	݊݋݀݁	ݏݐܽݐ݁	ݒ݈ܽݑ݁ݏ     
݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿ 		ൌ 	݊݋݀݁ܵ0ሾ݅ሿ	ܱܴ	݊݋݀݁ܵ1ሾ݅ሿ;		
    ࢌ࢕࢘	ሺ݅ ൌ 0; 	݅	 ൏ 	ܰ/2; 	݅ ൌ ݅ ൅ 1ሻ	ሼ	
        ࢏ࢌ	ሺ݌݋ݎݐሾ2݅ሿ	݅ݏ	݁ݒ݁݊ሻ	ሼ	
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            ݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿ ൌ	  ݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݌݋ݎݐሾ2݅ሿ/2ሿ	;	
        ሽ		
        ࢋ࢒࢙ࢋ	ሼ	
        				݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿ ൌ	  ~݋ݑݐܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݌݋ݎݐሾ2݅ሿ/2ሿ;	
    				ሽ 
    ሽ	
				//	ܥ݈ܽܿݑ݈ܽݐ݅݊݃	݌݁ݎ݉ݑݐܽݐ݅݋݊	݂݋ݎ	ݏݑܾ݊݁ݐݓ݋ݎ݇ݏ	
				ࢌ࢕࢘	ሺ݅ ൌ 0; 	݅	 ൏ 	ܰ/2; 	݅ ൌ ݅ ൅ 1ሻ	ሼ	
								࢏ࢌ	ሺ݅݊ܰ݋݀݁ܵݐܽݐܸ݈݁ܽݑ݁ሾ݅ሿሻ	ሼ	
												ݏݑܾ0_݌݋ݎݐሾ݅ሿ 	ൌ 	݌݋ݎݐሾ2݅ ൅ 1ሿ/2;	
												ݏݑܾ1_݌݋ݎݐሾ݅ሿ 	ൌ 	݌݋ݎݐሾ2݅ሿ/2;	
								ሽ		
								ࢋ࢒࢙ࢋ	ሼ	
												ݏݑܾ0_݌݋ݎݐሾ݅ሿ 	ൌ 	݌݋ݎݐሾ2݅ሿ/2;	
												ݏݑܾ1_݌݋ݎݐሾ݅ሿ 	ൌ 	݌݋ݎݐሾ2݅ ൅ 1ሿ/2;	
								ሽ	
				ሽ	
ሽ	//	ܧ݊݀	݋݂	݉ܽ݅݊ 
 
//	ܫ݊݅ݐ݈݅ܽ݅ݖܽݐ݅݋݊	݌ݎ݋ܿ݁݀ݑݎ݁	
ࢌ࢕࢘	each	processing	element	 ௜ܲ	in	parallel	doሼ		
				݌݋ݎݐ0	 ൌ 	݌݋ݎݐሾ2 ∗ ݅ሿ;	
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				݌݋ݎݐ1	 ൌ 	݌݋ݎݐሾ2 ∗ ݅ ൅ 1ሿ;	
					//	݂݅݊݀	ݐ݄݁	݊݋݀݁	ݓ݅ݐ݄	݈ܽݎ݃݁ݎ	݅݊݀݁ݔ	
				࢏ࢌ	ሺ݌݋ݎݐ0ሾ݊ െ 1: 1ሿ 	൐ 	݌݋ݎݐ1ሾ݊ െ 1: 1ሿሻ	ሼ		
  //ݏ݁ݐ	ݐ݄݁	݌݋ݎݐ	0	݌݋݅݊ݐ݁ݎ  	
  ݊݋ܸ݈݀݁ܽݑ݁0ሾ݌݋ݎݐ0ሾ݊ െ 1: 1ሿሿ 	ൌ 	݌݋ݎݐ1ሾ݊ െ 1: 1ሿ;		
  //ݏ݁ݐ	ݐ݄݁	ݎ݈݁ܽݐ݅݋݊	ݒ݈ܽݑ݁	݋݂	݌݋ݎݐ	0	݌݋݅݊ݐ݁ݎ	
  ݊݋݀݁ܵ0ሾ݌݋ݎݐ0ሾ݊ െ 1: 1ሿሿ 	ൌ 	~ሺ݌݋ݎݐ0ሾ0ሿ	ܱܴܺ	݌݋ݎݐ1ሾ0ሿሻ;			
				ሽ	
				ࢋ࢒࢙ࢋ	࢏ࢌ	ሺ݌݋ݎݐ1ሾ݊ െ 1: 1ሿ 	൐ 	݌݋ݎݐ0ሾ݊ െ 1: 1ሿሻ	ሼ	
  ݊݋ܸ݈݀݁ܽݑ݁1ሾ݌݋ݎݐ1ሾ݊ െ 1: 1ሿሿ 	ൌ 	݌݋ݎݐ0ሾ݊ െ 1: 1ሿ;	
  ݊݋݀݁ܵ1ሾ݌݋ݎݐ1ሾ݊ െ 1: 1ሿሿ 	ൌ 	~ሺ݌݋ݎݐ0ሾ0ሿ	ܱܴܺ	݌݋ݎݐ1ሾ0ሿሻ;	
				ሽ 
				ࢋ࢒࢙ࢋ 
  ݊ݑ݈݈;	
ሽ			//	ܧ݊݀	݋݂	ܫ݊݅ݐ݈݅ܽ݅ݖܽݐ݅݋݊  	
 
//	ܵ݁ܽݎ݄ܿ݅݊݃	݌ݎ݋ܿ݁݀ݑݎ݁	
ࢌ࢕࢘	each	processing	element	 ௜ܲ	in	parallel	doሼ		
//	݂݅	ݐ݄݁	݊݋ܸ݈݀݁ܽݑ݁0/1	݇݁݁݌ݏ	ݐ݄݁	ݏܽ݉݁	ݒ݈ܽݑ݁	݂ܽݐ݁ݎ				
	//		ݏ݁ܽݎ݄ܿ݅݊݃, ݐ݄݁݊	ݏݐ݋݌	
				݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁0	 ൌ 	݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2;	
				݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁1	 ൌ 	݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2;	
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				࢏ࢌሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൏ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿሻ	ሼ																					 
  ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ 	ൌ 	݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ;	
݊݋݀݁ܵ0ሾ݅ሿ ൌ	 ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ;	
				ሽ	
				ࢋ࢒࢙ࢋ	ሼ	
  ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ 	ൌ 	݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ;	
݊݋݀݁ܵ0ሾ݅ሿ ൌ	  ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ;	
				ሽ	
				࢏ࢌሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൏ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿሻ	ሼ 
  ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ 	ൌ 	݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ;	
݊݋݀݁ܵ1ሾ݅ሿ ൌ	 ݊݋݀݁ܵ1ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ;	
				ሽ	
				ࢋ࢒࢙ࢋ	ሼ	
 ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ 	ൌ 	݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ;	
	݊݋݀݁ܵ1ሾ݅ሿ ൌ	    ݊݋݀݁ܵ1ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ;	
				ሽ	
ሽ࢝ࢎ࢏࢒ࢋሺሺ݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁0	 ് 	݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿሻ	 
ܽ݊݀	ሺ݌ݎ݁ܰ݋ܸ݈݀݁ܽݑ݁1 ് ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሻሻ; 
//	ܯ݁ݎ݃݅݊݃	݌ݎ݋ܿ݁݀ݑݎ݁	
ࢌ࢕࢘	each	processing	element	 ௜ܲ	in	parallel	doሼ	
  ࢏ࢌ	ሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ ൏ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሻ	 
	 	 ݂݅	ሺ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሾ0ሿሻ	ሼ	
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      ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ     
    ݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
            ሽ    
            ࢋ࢒࢙ࢋ	ሼ 
                 ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ; 
                 ݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ/2ሿ ൌ ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
            ሽ 
  ሽ	
  ࢋ࢒࢙ࢋ	࢏ࢌሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ ൐ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿሻ	ሼ 
           ݂݅	ሺ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿሾ0ሿሻ	ሼ 
                 ݊݋ܸ݈݀݁ܽݑ݁1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ; 
                 ݊݋݀݁ܵ1ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
    ሽ 
           ࢋ࢒࢙ࢋ	ሼ 
                 ݊݋ܸ݈݀݁ܽݑ݁0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋ܸ݈݀݁ܽݑ݁1ሾ݅ሿ; 
                 ݊݋݀݁ܵ0ሾ݊݋ܸ݈݀݁ܽݑ݁0ሾ݅ሿ/2ሿ ൌ ݊݋݀݁ܵ0ሾ݅ሿ	ܱܴܺ	݊݋݀݁ܵ1ሾ݅ሿ; 
            ሽ	
      ሽ 
  ࢋ࢒࢙ࢋ 
  	݊ݑ݈݈; 
ሽ 
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